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Abstract. This paper presents a novel approach to the design verifica-
tion of Software Product Lines(SPL). The proposed approach assumes
that the requirements and designs are modeled as finite state machines
with variability information. The variability information at the require-
ment and design levels are expressed differently and at different levels of
abstraction. Also the proposed approach supports verification of SPL in
which new features and variability may be added incrementally. Given
the design and requirements of an SPL, the proposed design verification
method ensures that every product at the design level behaviorally con-
forms to a product at the requirement level. The conformance procedure
is compositional in the sense that the verification of an entire SPL con-
sisting of multiple features is reduced to the verification of the individual
features. The method has been implemented and demonstrated in a pro-
totype tool SPLEnD (SPL Engine for Design Verification) on a couple
of fairly large case studies.
1 Introduction
Large industrial software systems are often developed as Software Product Line
(SPL) with a common core set of features which are developed once and reused
across all the products. The products in an SPL differ on a small set of fea-
tures which are specified using variation points. The focus of this paper is on
modeling and analysis of SPLs which have drawn the attention of researchers
recently [1,2,3].
Many approaches have been proposed to describe SPLs, the most prominent
one being feature diagrams. All these proposals seem to assume a global view of
SPL as they start with a complete list of features and the variation points using
a single vocabulary. All the subsequent SPL assets, like requirement documents,
design models, source codes, test cases, documentations, share the same defini-
tion and vocabulary [4,5]. The assumption of a single homogeneous and global
view of variability description is inapplicable in many practical settings, where
there is no top level complete description of features and variabilities. They of-
ten evolve during the long lifetime of an SPL as new features and variabilities
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are added during the evolution. Further, SPL developers tend to use different
representations and vocabulary of variability at different stages of development:
at the requirement level, a more abstract and intuitive description of variation
points are used, while at the design level, the efficiency of implementation of
variation points is of primary concern. For example, consider the case of an au-
tomotive SPL, where one variation point is the region of sale (eg. Asia Pacific,
Europe, North America etc). At the requirement level, this variation point is ex-
pressed directly as an enumeration variable assuming one value for every region.
Whereas, at the design level, the variation point is expressed using two or three
boolean variables; by setting the values of the boolean variable appropriately,
the behavior specific to a region is selected at the time of deployment.
We present a design verification approach that is more suited to the above
kind of evolving SPLs in which different representation of variabilities would
be used at the requirement and design level. One natural and unique problem
that arises in this context is to relate formally the variation points expressed at
different levels of abstractions. Another challenge is the analysis complexity: the
number of products is exponential in the number of variation points and hence
product centric analyses are not scalable. We propose a compositional approach
in which every feature of the SPL is first analyzed independently; the per-feature
analysis results are then combined to get the analysis result for the whole SPL.
For capturing variability in the behavior of an SPL, we have extended the
standard finite state machine model, which we call Finite State Machines with
Variability, in short, FSMv. The behavior and variability of a feature at the
requirement and design level can be modeled using FSMv. We define a confor-
mance relation between FSMvs to relate the requirement and design models. This
relation is based upon the standard language containment of state machines.
One unique feature of FSMv is that it provides a compositional operator
for composing the feature state machines to obtain a model for an SPL. This
operator thus enables incremental addition of features and variabilities. The
proposed verification approach exploits the compositional structure of the SPL
models to contain the analysis complexity.
SPL Design level 
f1 f… fn 
FSMr FSMr FSMr 
FSMd FSMd FSMd 
Extraction Extraction Extraction 
Abstraction Abstraction Abstraction 
SPL Requirement level 
… … 
… … 
Fig. 1. The proposed verification framework.
Figure 1 summarizes the proposed approach. It shows an SPL composed of
features f1 to fn. Each feature has an FSMv model of its requirements (called
FSMr) and an FSMv model derived from its design (called FSMd). The proposed
analysis method checks whether the FSMd of every feature conforms to its FSMr
(1st check). The output of this first step is a conformance relation between each
pair of FSMr and FSMd. The obtained conformance relations are then used to
check whether the actual behavior of the entire SPL conforms to the expected
one (2nd check). We reduce this check to checking the satisfiability of a Quantified
Boolean Formula (QBF). There is no need to build the entire behavioral model
of the SPL in the second step.
We have built a prototype tool SPLEnD based upon this approach. This
tool performs the first check using SPIN [6] while the the well-known QBF SAT
solver CirQit [7] is used for the second step. We have experimented with the tool
using modest industrial size examples with very encouraging results. An earlier
version of this work (October 2012) can be found at [8].
1.1 Related works
FSMv and the proposed design verification approach were developed indepen-
dently but has some apparent similarities with the FTS+ model [2], which also
extends finite state machines to include certain product variability information.
However, there is a motivational difference between the two formalisms. The aim
of FTS+ is to model the entire SPL and hence there is a single global machine
with a single global vocabulary for expressing variabilities; the variability infor-
mation represents the presence/absence of features in the SPL. In contrast, our
approach is based upon a differnt view of SPL: a feature with variability is an
increment in functionality and an SPL is a collection of features. We use a single
FSMv to model a feature and a whole SPL is modeled as a parallel composition
of FSMv machines.
The difference in viewpoint has another consequence: FTS+ models, since
they model the entire SPL, tend to be large and hence has high analysis com-
plexity. Efficient abstraction techniques are hence used for solving this prob-
lem [3]. Whereas, each FSMv models a fraction of functionality and hence can
be analysed easily. Further, the entire SPL can be modeled as composition of
FSMvs and can be efficiently analysed using composition techniques.
Many other behavioral models have also been proposed [9,10,11,12] which
are usually coupled with a variability model such as OVM [5], the Czarnecki
feature model [4], or VPM [13] to attain a fair level of variability expressibility.
Unlike all these approaches, FTS+ [2] and FSMv capture the variability in an
explicit way which we find more intuitive.
The Variation Point Model (VPM) of Hassan Gomaa [13] distinguishes be-
tween variability at the requirement and design levels but no design verification
approach has been presented. Kathrin Berg et al.[14] propose a model for vari-
ability handling throughout the life cycle of the SPL. Andreas Metzeger et al.[15]
and M Riebisch et al.[16] provide a similar approach but they do not consider
the behavioral aspect. In the proposed approach, we extract the relation between
requirement and design level variability from a behavioral analysis.
Kathi Fisler et al. [17] have developed an analysis based on three-valued
model checking of automata defined using step-wise refinement. Later on, Jing
Liu et al. [18] have revisited Fisler’s approach to provide a much more efficient
method. Recently, Maxime Cordy et al. have extended Fisler’s approach to LTL
formula [19]. Kim Lauenroth et al. [20] as well as Andreas Classen et al. [2,3],
and Gruler et al. [21] have developed model checking methods for SPL behavior.
These methods are based on the verification of LTL/CTL/modal µ calculus
formula.
All these verification methods assume a global view of variability and hence
the representation of variability information is identical in both specification
and the design. In contrast, in our work the specification and design involve
variability information at different levels of abstraction and hence one needs
mapping information between the two levels. Furthermore, our formalism allows
incremental addition of functionality and variability and enables compositional
verification.
2 Design Verification of a Single Feature
An SPL, in general consists of multiple features, each feature having different
functionality and variability. A typical body control software of an automotive
system is an SPL that has several features such as door lock, lighting, seat control
etc. Each of these features has a distinct function and variability. For example,
the locking behaviour of a door lock function has a variation point called trans-
mission type. If the transmission type is manual then the door is locked after
the speed of the vehicle exceeds a certain threshold value; for automatic trans-
mission, the door is locked when the gear position is shifted out of park. In this
section we will focus on modeling and relating the design of a single feature to
its requirement.
2.1 FSMv and language refinement
Finite State Machines with Variability (FSMv) is an extension of finite state
machines, to represent all possible behaviours of a feature. Let V ar be a finite
set of variables, each taking a value ranging over a finite set of values. Let
x ∈ V ar, and let Dom(x) be the finite set of values that x can take. The set of
atomic formulae we consider are x = a, x 6= a, x = y, x 6= y for a ∈ Dom(x),
and x, y ∈ V ar. Let AV ar denote the set of atomic formulae over V ar. Let α
represent a typical element of AV ar. Define
∆ ::= α | ¬∆ | ∆ ∧∆ | ∆ ∨∆ |∆⇒ ∆
to be the set of all well formed predicates over V ar.
Definition 1 (FSMv) An FSMv is a tuple A = 〈Q, q0, Σ, V ar,E, ρ〉 where:
(1) Q is a finite set of states; q0 is the initial state; (2) Σ is a finite set of
events; (3) V ar is a finite set of variables; (4) E ⊆ Q × ∆ × Σ × Q gives the
set of transitions. A transition t = (s, g, a, s′) represents a transition from state
s to state s′ on event a; the predicate g is called a guard of the transition t; g
is consistent and defines the variability domain of the transition; (5) ρ ∈ ∆ is a
consistent predicate called the global predicate.
The variables in V ar determines the variability allowed in the feature with each
possible valuation of the variables corresponding to a variant. The allowed values
of the variables are constrainted by the global predicate ρ. For example, if ρ is
((x = 1) ∨ (x = 2)) ∧ (x = y − 1), then the allowed variants are those for which
the values for the pairs (x, y) are (1, 2), (2, 3). The predicate in a transition
determines the variants to which the transition is applicable. While drawing a
transition t = (s, g, a, s′), the edge connecting s to s′ is decorated with g : a.
When g is true, we simply write a on the edge.
Definition 2 (Configuration) A configuration, denoted by pi, is an assign-
ment of values to the variables in V ar. The set of all configurations is denoted
by ΠV ar, or Π, when V ar is clear from the context. Define Π(ρ) = {pi | pi |= ρ}
to be the set of all those configurations that satisfy ρ. The elements of Π(ρ)
are called valid configurations. Given a valid configuration pi and a transition
t = (s, g, a, s′), we say that t is enabled by pi if pi |= g.
As a concrete example of an FSMv, consider the feature Door lock in auto-
motive SPL which controls the locking of the doors when the vehicle starts. The
expected behavior of this feature is modeled using the FSMv Reqdl described
pictorially in Figure 2. In the initial state, this feature becomes active when
all the doors are closed. The doors are locked when either the speed of the ve-
hicle exceeds a predefined value or the gear is shifted out of park. An unlock
event reactivates the feature. There are four configurations for this feature all of
which are described using the three variables: DL Enable, Transmissiondl and
DL User Pref . The top box denotes the values that these variables can assume,
and the bottom box gives the global predicate (ρ) associated with the machine.
ρ ensures that in every valid configuration, the variable Transmissiondl hav-
ing the value Manual implies that DL User Pref takes the value Speed. This
captures the fact that in manual transmission, there is no park position on the
gearbox. To avoid clutter, we have replaced guards of the form x = i with i in
the figure. The transition labeled with Disable : ∗ means that when DL Enable
assumes the value Disable, it stalls on any event.
Requirement against Design In the requirement of a product line, the vari-
ability is usually discussed in terms of variation points, which are at a high
level of abstraction and focused on clarity and expressibility. The restriction of
the possible configurations is expressed as general constraints on these variation
points, e.g., the global predicate Manual =⇒ Speed in the Door lock example.
DL_Enable: {Enable,Disable} 
Transmissiondl: {Auto,Manual} 
DL_User_Pref: {Speed, Park} 
ManualSpeed 
Disable: * 
Unlock 
Lock 
Fig. 2. The FSMv of the feature Door lock.
In contrast, in a design, the variability description is constrained by efficiency,
implementability, ease of reconfiguration and deployment considerations. For in-
stance, in the automotive applications, one often finds calibration parameters
ranging over a set of boolean values. Further, the constraint on the calibration
parameters (ρ) takes the special form of the list of the possible configurations of
the calibration parameters in order to easily configure the design.
FSMv can capture both the design as well as the requirements of a feature.
We distinguish the requirement and design models by denoting them FSMr and
FSMd respectively. Figure 2 presents the FSMr, Reqdl, of the feature Door lock.
The FSMd, Desdl, of the feature Door lock is presented in Figure 3. The structure
of Desdl is similar to Reqdl except that the top elliptical shaped state in Figure
2 is split into two states (the top and the bottom elliptical shaped states) in
Figure 3. The top state is for auto-transmission whereas the bottom one is for
manual transmission as can be seen from the configuration label of the two
transitions going from the initial state. Two variables Cp1 and Cp2 encode the
possible configurations in the FSMd. The box in Figure 3 depicts the set of
possible values of these. Cp1 = Auto corresponds to the configuration in which
the transmission is Auto whereas Cp1 = Moff corresponds to either the manual
transmission or the case when Cp1 is disabled; similarly, Cp2 = Speed means
that the user preference is set on Speed, while Cp2 = Poff means either Park
or the case when Cp2 is disabled.
Cp1:{Moff, Auto} 
Cp2:{Poff, Speed} 
MoffΛPoff:* 
Lock 
Lock 
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Poff: 
ShiftOutOfPark 
Fig. 3. Desdl: the FSMd abstracted from the design of the feature Door lock.
2.2 Variants of FSMv and Conformance
Having described the design and requirement behaviour of a feature f using
FSMd and FSMr respectively, we now define the notions of variants and con-
formance. A variant of an FSMv corresponds to one of the several possible be-
haviours of the feature (at the design, requirement level respectively). Given a
feature f , and a (FSMd, FSMr) pair corresponding to f , we say that the design
of f conforms to the requirements of f provided every variant of the FSMd has
a corresponding FSMr variant.
Definition 3 (Variant of an FSMv) Let A = 〈Q, q0, Σ, V ar,E, ρ〉 be an FSMv
and pi ∈ Π(ρ) be a valid configuration of A. A variant of A is an FSM obtained
by retaining only transitions t = (s, g, a, s′), and states s, s′ such that g |= pi.
Once the relevant states and transitions are identified, we remove the guards g
from all the transitions; ρ is also removed. The resultant FSM is denoted A ↓ pi.
In the example of FSMr for the feature Door lock, the variant Reqdl ↓
〈Enable, Auto, Park〉 does not contain the transitions with the event Speed > n
and ∗. We compare the FSMd and FSMr of a feature f using their variants.
Given an FSMv A, we associate with each configuration pi of A the language of
the FSM A ↓ pi, denoted by L(A ↓ pi). We say that an FSMd Ad conforms to an
FSMr Ar if and only if the behaviour of every variant of Ad is contained in the
behaviour of some variant of Ar.
Definition 4 (The conformance mapping Φ) Let Ar and Ad be a pair of
FSMr and FSMd respectively with global predicates ρd and ρr. Let Πd, Πr be the
set of all design, requirement configurations. Then Ad conforms to Ar denoted
Ad ≤Φ Ar if there exists a mapping Φ : Πd(ρd) → 2Πr(ρr) such that ∀pid ∈
Πd(ρ
d),∃pir ∈ Πr(ρr) satisfying L(Ad ↓ pid) ⊆ L(Ar ↓ pir). Φ is called the
conformance mapping.
In the feature Door lock, Φ(〈Moff, Speed〉) contains 〈Enable,Manual, Speed〉
since L(Desdl ↓ 〈Moff, Speed〉) ⊆ L(Reqdl ↓ 〈Enable,Manual, Speed〉).
2.3 Checking the conformance
Let f be a feature with FSMr Reqf and FSMd Desf . Then the conformance
checking problem is to compute a mapping Φ such that Desf ≤Φ Reqf .
The conformance mapping is computed by comparing every projection of
Desf with every projection of Reqf . Algorithm 1, given below, presents a possi-
ble implementation using the standard automata containment algorithm[22], as
implemented in the SPIN model checker [6]. To use SPIN, one should describe
the system along with the checked property in the Promela language [6]. Out
of this description, SPIN generates the pan.c file which is the verifier for the
system. After compilation, the pan(.exe) executable performs the verification.
Algorithm 1 starts by generating a Promela file containing the definition of (i)
the environment, (ii) Desf , (iii) Reqf , (iv) the initialization sequence and (v) a
never claim which holds for the language containment condition. During the ini-
tialization, the configuration ofDesf and Reqf are initialized with a random cou-
ple of configurations. Then the environment, followed by Desf and Reqf are run
atomically. The never claim assertion is : never((¬error(Desf ) ∧ error(Reqf )),
where error(X) means that X is in error state. The never claim is violated when
the design is not in the error state but the requirement process is in the error
state. This corresponds to a design configuration pid such that Desf ↓ pid handles
an event, while Reqf ↓ pir does not, for all possible requirement configurations pir.
Algorithm 1 runs the full verification algorithm of SPIN for every pair (pid, pir)
of design and requirement configurations. SPIN(i.e. pan(.exe)) returns the list of
pairs for which the conformance condition is violated. Every other pair is added
to the conformance mapping Φ. Lemma 5 proves the correctness of Algorithm 1.
Algorithm 1 implements the conformance checking using SPIN.
Input : Desf , Reqf .
Output : The mapping Φ when Desf ≤Φ Reqf
1. Generate a Promela file which contains Reqf , Desf , the environment, the never
claim, and the initialization sequence.
2. Launch the full verification algorithm of spin
3. Build the mapping Φ from the output of spin.
4. Conclude whether the design conforms to the requirement
if ∀pid ∈ Π(ρd), Φ(pid) 6= ∅ then
return true along with (Φ)
else
return false along with (pid) {where pid has no correspondence through Φ}
end if
Lemma 5 Given FSMd Desf and FSMr Reqf for a feature f , let (pid, pir) be a
pair of design and requirement configurations. Then, L(Desf ↓ pid) 6⊆ L(Reqf ↓
pir) if and only if ¬error(Desf ) ∧ error(Reqf ).
Proof. Assume L(Desf ↓ pid) 6⊆ L(Reqf ↓ pir). Then there exists a word w ∈
L(Desf ↓ pid) which is prefixed by u.e, with u a finite prefix of a word in
L(Reqf ↓ pir), and e an event such that u.e is not a prefix of any word in
L(Reqf ↓ pir). In such a situation, Desf does not go to the error state but Reqf
does.
Conversely, if L(Desf ↓ pid) ⊆ L(Reqf ↓ pir), then whenever Desf is not in
an error state, Reqf will also not be in an error state. uunionsq
3 Design Verification of SPL
In the previous section, we looked at individual features in an SPL and provided
a method for comparing the design and requirements of a feature, both contain-
ing variabilities. In this section, we extend this method to verifying a whole SPL
design against its requirements. An SPL is essentially a composition of multiple
features satisfying certain constraints. We define a parallel composition opera-
tor over FSMv to model an SPL. The features in an SPL can interact and we
follow one of the standard methods of allowing the composed FSMv models to
share some common events, which correspond to two-party handshake commu-
nication events. A distinguishing aspect of the proposed parallel operator is that
it takes into account the constraints across the composed machines. The con-
straints could be of various types, e.g. dependency and exclusion relations, and
are modeled as predicates over variables of the composed features.
Definition 6 (Parallel composition of FSMv)
Let Ax = 〈Qx, qx0 , Σx, V arx, Ex, ρx〉, x ∈ {1, 2} be two FSMv’s with V ar1 ∩
V ar2 = ∅. Let H = Σ1 ∩ Σ2 be the set of handshaking events. Let ρ12 be a
predicate over V ar1 ∪ V ar2, such that ρ12 ∧ ρ1 ∧ ρ2 is consistent. ρ12 is the
composition predicate capturing the possible constraints between the variabilities
of the two composed features. Let ρ = ρ12 ∧ ρ1 ∧ ρ2.
The parallel composition of A1 and A2 denoted by A = A1 ‖ A2 is a tuple
〈Q1×Q2, (q10 , q20), Σ1∪Σ2, V ar1∪V ar2, E, ρ〉 with transitions defined as follows:
Consider a state (s1, s2) ∈ Q1 × Q2, and transitions (s1, g1, a1, s′1) ∈ E1 and
(s2, g2, a2, s
′
2) ∈ E2.
(1) If a1 = a2 = a ∈ H, define ((s1, s2), g1 ∧ g2, a, (s′1, s′2)) ∈ E, provided g1 ∧ g2
is consistent and g1 ∧ g2 |= ρ.
(2) If a1 ∈ Σ1\H, define ((s1, s2), g1, a1, (s′1, s2)) ∈ E, g1 |= ρ.
(3) If a2 ∈ Σ2\H, define ((s1, s2), g2, a2, (s1, s′2)) ∈ E, g2 |= ρ.
For illustration, consider the feature Door unlock which automates the un-
locking of the doors in a vehicle. Figure 4-a gives the FSMr of the feature ex-
tracted from the requirements. From the initial state, the feature becomes active
when the event Lock happens. As soon as either the key is removed from ignition
or the gear is shifted to park position, the doors get unlocked and the feature
Door unlock becomes inactive. Figure 4-b presents the FSMd of the feature Door
unlock. It is quite similar to the requirement except that the active state is split
in two: the feature reacts to the ignition Off event in one state, and to the Shift
Into Park event in another state.
Let us consider the composition of the two FSMrs of the features Door
lock and Door unlock. The handshake events between the two features are Lock
and Unlock. In the composition, we introduce the following composition pred-
icate: (DU Enable = Enable ⇔ DL Enable = Enable) ∧ Transmissiondl =
Transmissiondu, which brings out the natural constraints that Door lock fea-
ture is enabled if and only if Door unlock is also enabled and the transmission
status has to be the same.
DU_Enable:{Enable, Disable} 
Transmissiondu:{Auto, Manual} 
DU_User_Pref:{Key, Park} 
Disable:* 
Unlock 
Lock 
ManualKey 
Cp3:{Moff,Auto} 
Cp4:{Poff,Key} 
MoffΛPoff:* 
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a) b)
Fig. 4. a) Reqdu: the Door unlock FSMr and b) Desdu: the corresponding FSMd.
The valid configurations after composition are restricted by the composition
predicate. We provide a few definitions to define composite valid configurations.
Definition 7 (Composing Configurations) Let Ai = (Qi, qi0, Σi, V ari, Ei, ρi)
be two FSMv’s, and let A = A1 ‖ A2 be as given by definition 6. Let ρ =
ρ12 ∧ ρ1 ∧ ρ2 be the global predicate of A. Consider two valid configurations
pi1 ∈ Π(ρ1) and pi2 ∈ Π(ρ2) of A1 and A2. The compostion of pi1, pi2, denoted
pi12 is a configuration over V ar1 ∪V ar2 such that pi12 agrees with pi1 over V ar1,
and agrees with pi2 over V ar2, and pi12 |= ρ. pi12 is a valid configuration of A
and we denote it by pi12 = pi1 + pi2.
Lemma 8 Let A1 and A2 be two FSMv’s. For each valid configuration pi of
A1 ‖ A2, there are valid configurations pi1 of A1 and pi2 of A2 such that pi =
pi1 + pi2.
Proof. Let pi ∈ Π(ρ) with ρ = ρ12∧ρ1∧ρ2 be a valid configuration of A1 ‖ A2. ρ1
and ρ2 are the global predicates ofA1,A2 respectively, and ρ12 is the composition
predicate of A1, A2. By definition of valid configuration, pi |= ρ; hence pi |= ρ1
and pi |= ρ2. Since pi is a configuration over V ar1 ∪ V ar2, let us consider the
restriction of pi on V ar1, call the resulting configuration pi1. Then pi1 |= ρ1.
Similarly, call the restriction of pi on V ar2 as pi2. Then pi2 |= ρ2. Then, pi1, pi2
are respectively valid configurations of A1 and A2. Hence, by definition 7, we
obtain pi = pi1 + pi2. uunionsq
In the example of featureDoor Lock, the configuration 〈Enable, Auto, Speed〉
from Reqdl can be composed with 〈Enable, Auto,Key〉 from Reqdu because the
transmission is Auto in both (which is specified in the composition predicate).
〈Enable, Auto, Speed,Enable, Auto,Key〉 is a configuration of the parallel com-
position of Reqdl with Reqdu.
The parallel composition of FSMv’s is such that each variant of the compo-
sition of two FSMv’s is equal to the composition of variants of the individual
FSMv’s.
Lemma 9 (Variants of a composed FSMv) Let A1 and A2 be two FSMv
machines. Let pi be a valid configuration of A1 ‖ A2. Then L([A1 ‖ A2] ↓ pi) =
L(A1 ↓ pi) ‖ L(A2 ↓ pi). 5
Proof. We review some preliminary definitions before the proof. In the following,
the operation ‖ stands for (i) shuffle of words, (ii) shuffle of languages, (iii)parallel
composition of FSMs, and (iv) parallel composition of FSMv. The context is clear
in each case; hence there is no confusion.
Definition 10 Let Σ1, . . . , Σn be n finite sets of symbols. Let Σ be a finite set.
Given a word w ∈ Σ∗, we denote by w ↓ Σi, the unique subword of w over Σ∗i .
For example, if Σ1 = {a, b, e}, Σ2 = {a, e, f}, and if we consider w = aefedefr ∈
{a, d, e, f, r}∗, then w ↓ Σ1 = aeee and w ↓ Σ2 = aefeef .
Definition 11 (Asynchronous Shuffle) Let Σ1, . . . , Σn be n finite sets. Let Σ =
∪ni=1Σi. Consider n words u1, u2, . . . , un, ui ∈ Σ∗i . The asynchronous shuffle of
u1, . . . , un denoted u1 ‖ · · · ‖ un is defined as {w | w ↓ Σi = ui}.
As an example, consider Σ1 = {a, b, c, f}, Σ2 = {a, d, e, f}, Σ3 = {c, d, f}, and
the words u1 = abcf, u2 = adfe, u3 = dcf . Then the word w = abdcfe is in
u1 ‖ u2 ‖ u3 since, w ↓ Σi = ui for i = 1, 2, 3. Similarly, the word w′ = adbcfe
is also in u1 ‖ u2 ‖ u3. However, the word w′′ = aebcfd is not in u1 ‖ u2 ‖ u3,
since w′′ ↓ Σ2 = aefd, not u2.
The definition of shuffle can be extended from words to languages. We use
the same notation ‖ for the shuffle of sets, as well as for the shuffle of words.
The asynchronous shuffle of two languages L1, L2 is defined as L1 ‖ L2 =
{w1 ‖ w2 | w1 ∈ L1, w2 ∈ L2}. For example, if L1 = {abcf, abbf} is a language
over Σ1 = {a, b, c, f} and L2 = {adfe} is a language over {a, d, e, f}, then L1 ‖
L2 = {abcf ‖ adfe, abbf ‖ adfe}={abcdfe, adbcfe, abdcfe, abbdfe, abdbfe, adbbfe}.
Definition 12 Let Mi = (Qi, qi, Σi, δi) and Mj = (Qj , qj , Σj , δj) be complete
FSMs. The asynchronous product of Mi,Mj is defined as the FSM Mi ‖ Mj =
(Qi ×Qj , (qi, qj), Σi ∪Σj , δ) where
1. δ((q, q′), a) = (δi(q, a), δj(q′, a)), a ∈ Σi ∩Σj,
2. δ((q, q′), a) = (δi(q, a), q′), a ∈ Σi, a /∈ Σj,
3. δ((q, q′), a) = (q, δj(q′, a)), a ∈ Σj , a /∈ Σi.
On the common events, both FSMs move in parallel; otherwise, they move inde-
pendent of each other.
It is known that L(Mi ‖ Mj) = L(Mi) ‖ L(Mj). Now we start the proof of
Lemma 9.
Consider a valid configuration pi of A1 ‖ A2. As seen in Lemma 8, we can find
valid configurations pi1 of A1 and pi2 of A2 such that pi = pi1 + pi2. The initial
state of A1 ‖ A2 is (q10 , q20), where q01 is the initial state of A1 and q02 is the initial
5 The right hand side ‖ refers to the standard communicating finite state machine
composition.
state of A2. By definitions 6 and 12, if we consider a string w = a1a2 . . . an ∈
L[A1 ‖ A2] ↓ pi, then we can find strings w1 ∈ L(A1 ↓ pi) = L(A1 ↓ pi1) and
w2 ∈ L(A2 ↓ pi) = L(A2 ↓ pi2) such that w = w1 ‖ w2 in the sense of definition
11. Hence, L[A1 ‖ A2] ↓ pi ⊆ L(A1 ↓ pi) ‖ L(A2 ↓ pi). The converse can be shown
in a similar way. uunionsq
Refinement and Parallel Composition The definition of parallel compo-
sition naturally lends itself to a notion of addition of conformance mappings
between design and requirement pairs. Consider FSMr’s R1, R2 corresponding
to two features f1, f2. Let D1, D2 be the corresponding FSMd’s. Let ρ
r
1, ρ
r
2 be
the global predicates of R1, R2, and let ρ
d
1, ρ
d
2 be the global predicates of D1, D2
respectively. Assume that D1 ≤Φ1 R1 and D2 ≤Φ2 R2. Let ρr = ρr12 ∧ ρr1 ∧ ρr2
be the global predicate of R1 ‖ R2; likewise, let ρd = ρd12 ∧ ρd1 ∧ ρd2 be the global
predicate of D1 ‖ D2. We now want to ask if D1 ‖ D2 conforms to R1 ‖ R2. This
amounts to computing a conformance mapping between D1 ‖ D2 and R1 ‖ R2
given Φ1, Φ2. Consider any valid configuration pi
d of D1 ‖ D2. By Lemma 8,
we can write pid as pid1 + pi
d
2 , where pi
d
1 , pi
d
2 are valid configurations of D1, D2 re-
spectively. Since D1 ≤Φ1 R1 and D2 ≤Φ2 R2, there exists valid configurations
pir1 ∈ Φ1(pid1) and pir2 ∈ Φ2(pid2) in R1, R2 respectively. Given this, the addition of
Φ1, Φ2 is defined as follows:
Definition 13 (Addition of conformance mappings) The addition of con-
formance mappings Φ1, Φ2 is defined to be a mapping Φ = Φ1 + Φ2 as follows.
For every valid configuration pid = pid1 + pi
d
2 of D1 ‖ D2,
Φ(pid) = {pir | pir is a valid configuration of R1 ‖ R2, pir = pir1 + pir2
for valid configurations pir1 ∈ Φ1(pid1), pir2 ∈ Φ2(pid2)}
Lemma 14 (Conformance of composition) Let R1 and R2 be two FSMr
machines corresponding to features f1, f2, and let D1 and D2 be the correspond-
ing FSMd machines. Let D1 ≤Φ1 R1 and D2 ≤Φ2 R2. Let Φ = Φ1 + Φ2 and pid
be a valid configuration of D1 ‖ D2. Then, ∀pir ∈ Φ(pid), L([(D1 ‖ D2) ↓ pid]) ⊆
L([(R1 ‖ R2) ↓ pir]).
Proof. Given a valid configuration pid of D1 ‖ D2, we can write it as pid1 + pid2 ,
where pid1 , pi
d
2 are respectively valid configurations of D1, D2 (Lemma 8). Since
D1 ≤Φ1 R1 and D2 ≤Φ2 R2, there exist valid configurations pir1 ∈ Φ1(pid1) and
pir2 ∈ Φ2(pid2) such that L(D1 ↓ pid1) ⊆ L(R1 ↓ pir1) and L(D2 ↓ pid2) ⊆ L(R2 ↓ pir2).
Since Φ has been computed, for every valid configuration pid of D1 ‖ D2,
there exists some valid configuration pir of R1 ‖ R2, pir ∈ Φ(pid). As pir is
valid, pir |= ρr12 ∧ ρr1 ∧ ρr2; hence, pir can be written as pir1 + pir2, where pir1, pir2
are respectively valid configurations of R1, R2 (Lemma 8), and pi
r
1 ∈ Φ1(pid1),
pir2 ∈ Φ2(pid2) by definition 13.
L([(D1 ‖ D2) ↓ pid]) = L(D1 ↓ pid1) ‖ L(D2 ↓ pid2) by lemma 9. Similarly,
L([(R1 ‖ R2) ↓ pir]) = L(R1 ↓ pir1) ‖ L(R2 ↓ pir2). This along with the observation
that L(D1 ↓ pid1) ⊆ L(R1 ↓ pir1) and L(D2 ↓ pid2) ⊆ L(R2 ↓ pir2) gives L([(D1 ‖
D2) ↓ pid]) ⊆ L([(R1 ‖ R2) ↓ pir]). uunionsq
Considering the example, in the FSMr Reqdl ‖ Reqdu with ρr : DL Enable =
DU Enable ∧ Transmissiondl = Transmissiondu, Any configuration where
DL Enable = Enable butDU Enable = Disable is invalid. However, Φ(〈Auto, Speed〉)
contains only configurations where DL Enable = Enable, Φ′(〈Moff, Poff〉)
contains only configurations where DU Enable = Disable and 〈Auto, Speed〉+
〈Moff, Poff〉 is a valid configuration of Desdl ‖ Desdu. So the design does
not conform to the requirement. However, if we make the extra assumption that
ρd : Cp1 = Moff ∧ Cp2 = Poff ⇔ Cp3 = Moff ∧ Cp4 = Poff , then
〈Auto, Speed〉 and 〈Moff, Poff〉 are not compatible anymore and as a result
the design conforms to the requirement.
3.1 Conformance Checking
Let F = {f1, ..., fn} be a set of features and F be the complete system comprising
the features in F , along with the relations between the features. Let Ri be the
FSMr modeling the expected behavior and variability of fi, and Di the FSMd
extracted from the design of fi. Let ρ
r
12...n and ρ
d
12...n be the compositional
predicates for R1 ‖ · · · ‖ Rn and D1 ‖ · · · ‖ Dn respectively. Now we state
the variability conformance problem for an SPL as follows: Does there exist a
conformance mapping Φ such that D1 ‖ · · · ‖ Dn ≤Φ R1 ‖ · · · ‖ . . . Rn? A
compositional approach to solve the problem is to:
(i) check whether the design of every feature conforms to its requirement using
Algorithm 1; (ii) check whether every valid configuration of D1 ‖ · · · ‖ Dn can
be mapped to a valid configuration of R1 ‖ · · · ‖ Rn. This is the conformance
condition.
3.2 Checking Conformance Using QBF
We implement the second check using QBF solving. Given FSMd’s D1, . . . , Dn
and FSMr’s R1, . . . , Rn,
(1) Let V ar(Di) = {vdi1, . . . , vdin} be the set of variables of design Di, and
V ar(Ri) = {vri1, . . . , vrim}, the set of variables of requirement Ri. Let pid :
(vdi1 = a1, . . . , v
d
in = an) be a configuration of Di. We denote by pi
d
i (xi1, . . . , xin)
a formula which takes n values from Dom(Di), 1 ≤ i ≤ n as arguments. If
(vdi1 = a1, . . . , v
d
in = an) is a chosen assignment, then pi
d
i (xi1, . . . , xin) is the con-
junction
∧n
j=1(xij = aj);
(2) Given n FSMd’s and n FSMr’s check if Di conforms to Ri for all 1 ≤ i ≤ n
using Algorithm 1. This gives the map Φi. Assume Φi(pi
d
i ) = {piri1, . . . , pirim},
where each of piri1, . . . , pi
r
im are configurations of Ri, that have been mapped by
Φi to some configuration pi
d
i of Di.
(3) We encode the above conformance mapping using the formula
Φi(xi1, xi2, . . . , xin) =
∨m
j=1 pi
r
ij(yi1, . . . , yil), where xij takes values fromDom(v
d
ij),
and yij from Dom(v
r
ij).
(4) Let ϕdi,j = ρ
d ∧ ρdi ∧ ρdj and ϕri,j = ρr ∧ ρri ∧ ρrj represent respectively
the propositional formulae which ensures consistency of the global predicates
of Di, Dj and Ri, Rj along with the compositional predicates ρ
d and ρr. Given
a set S ⊆ {1, 2, . . . , n}, ϕdS and ϕrS can be appropriately written.
The QBF formula for conformance checking is given by
Ψ = ∀x11 . . . xnin [ϕd1,2,...,n ⇒ ∃y11 . . . ynjn(Φ1 ∧ · · · ∧ Φn ∧ ϕr1,2,...,n)]
Theorem 1. Given a SPL, let {f1, . . . , fn} be the set of features in a chosen
product. Let Di, Ri be the FSMd and FSMr for feature fi. Then D1 ‖ · · · ‖ Dn
conforms to R1 ‖ · · · ‖ Rn iff Ψ holds.
Proof. Given Di ≤Φ Ri, assume that D1 ‖ · · · ‖ Dn conforms to R1 ‖ · · · ‖ Rn.
Then, by definition of conformance, it means that for all valid configurations pid
of D1 ‖ · · · ‖ Dn, there exists a valid configuration pir of R1 ‖ · · · ‖ Rn such that
L([D1 ‖ · · · ‖ Dn] ↓ pid) ⊆ L([R1 ‖ · · · ‖ Rn] ↓ pir). Let Φ be the conformance
mapping such that pir ∈ Φ(pid).
pid is a valid configuration ofD1 ‖ · · · ‖ Dn implies that pid |=
∧
S⊆{1,2,...,n} ρ
d
S ,
where ρdS is the global predicate of Di1 ‖ · · · ‖ Dij , when S = {i1, . . . , ij}. Using
Lemma 8 repeatedly, we can then say that pid = pid1 + · · · + pidn for valid config-
urations pidi of Di. Since pi
r ∈ Φ(pid), by definition of conformance mappings, pir
must be a valid configuration of R1 ‖ · · · ‖ Rn, hence pir = pir1 + · · ·+pirn (Lemma
8), such that pidi ∈ Φ(piri ), for valid configurations piri of Ri. pir is valid means
pir |= ∧S⊆{1,2,...,n} ρrS .
Given the above, we show that the QBF Ψ holds. The LHS of the QBF Ψ is
the formula ϕd1,2,...,n, which is the conjunction ρ
d
S for all subsets S of {1, 2, . . . , n}.
The forall quantifier outside would thus evaluate all configurations of D1 ‖ · · · ‖
Dn that satisfy ϕ
d
1,2,...,n; that is, which satisfy
∧
S⊆{1,2,...,n} ρ
d
S : hence, all valid
configurations of D1 ‖ · · · ‖ Dn.
For the QBF to hold good, for all valid configurations of D1 ‖ · · · ‖ Dn that
have been evaluated on the LHS, we must find some configuration of R1 ‖ · · · ‖
Rn that satisfies Φ1∧· · ·∧Φn∧ϕr1,2,...,n : (i) any configuration pi of R1 ‖ · · · ‖ Rn
that satisfies ϕr1,2,...,n would be valid; (ii) further, if it has to satisfy Φ1∧· · ·∧Φn,
it must agree with piri ∈ Φi(pidi ) over V ar(Ri) for all 1 ≤ i ≤ n. By Lemma 8,
this means that pi can be written as pir1 + · · · + pirn. Thus, for the QBF to hold,
we must be able to find for each valid configuration pid of D1 ‖ · · · ‖ Dn, a valid
configuration pir of R1 ‖ · · · ‖ Rn which can be written as pir1 + · · ·+ pirn, where
piri ∈ Φi(pidi ) for each i. But this is exactly what the mapping Φ which checks for
conformance of D1 ‖ · · · ‖ Dn with R1 ‖ · · · ‖ Rn does. Since we assume that Φ
exists, the QBF holds.
The converse can be shown in a similar way : that is, if the QBF formula Ψ
holds, then D1 ‖ · · · ‖ Dn will conform to R1 ‖ · · · ‖ Rn. uunionsq
4 Implementation and Case Studies
Figure 5 pictorially describes the tool SPLEnD. It takes as input, a pair of
xml files corresponding to FSMd, FSMr and outputs a PROMELA file. The
latter is fed to SPIN, which returns the conformance mappings, or declares non-
conformance; given the conformance mapping the tool computes a QBF formula
Ψ which is fed to CirQit.
We considered two real case studies for our experimentation: Entry Control
Product Line, ECPL having 7 features and Banking Software Product Line,
BSPL, composed of 25 features. The details of the ECPL and BSPL case studies
are given below. The FSMr, FSMd models of each feature contains less than 10
states.
5 ECPL and BSPL
In this section, we describe the two product lines that have been considered in
the paper : (i) ECPL and (ii) BSPL.
5.1 ECPL
The Entry Control Product Line comprises all the features involved in the man-
agement of the locks in a car. In this study, we focus on the following features:
– Power lock: this is the basic locking functionality which manages the lock-
ing/unlocking according to key button press and courtesy switch press,
– Last Door Closed Lock: delays the locking of the doors until all the doors
are closed. It is applicable when the lock command appends while a door is
open,
– Door lock: automates the locking of doors when the vehicle starts,
– Door unlock: automates the unlocking of door(s) when the vehicle stops,
– Anti-lockout: is intended to prevent the inadvertent lockout situations: the
driver is out of the car with the key inside and all the doors locked,
– Post crash unlock: unlocks all the doors in a post crash situation,
– Theft security lock: secures the car with a second lock.
Each feature is represented as a pair of state machines containing 3 to 10 states.
Fig. 5. Overview of SPLEnD
The variability constraints of the ECPL Figure 6 presents the feature di-
agram of the ECPL (a la Czarnecki [4]). This diagram presents the variability
constraints of the ECPL at the requirement level (ρf0). All the constraints rep-
resented by this diagram have to be considered during composition to guarantee
the overall consistency of the SPL behavior. The dark gray boxes are features
of the ECPL: Power lock, Anti-lockout, Door lock, Door unlock, and Post crash
unlock. The light gray boxes are configurations. The black arrow from the “Man-
ual” configuration to the “Shift out of park” configuration and to the “Shift into
park” configuration says that if the transmission is manual, the targeted config-
urations cannot be selected. i.e. In “Manual” configuration, there is no “park”
gear.
Door  
lock 
Door 
 unlock 
Shift out 
of park 
Speed 
Shift into 
park 
Key 
removed 
Entry control 
Power lock Anti-lockout 
Door 
opened 
Key 
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Post crash 
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Last door 
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Fig. 6. The feature diagram of the ECPL.
5.2 BSPL
The Banking Software Product Line (BSPL) consists of 25 behavioral features.
The BSPL is used to derived the software for ATM, Bank, Online Banking and
Mobile Banking. Figure 7 presents the feature diagram of the BSPL.
Similar to ECPL, we ran Algorithm 1 on all the 25 features of BSPL. In
section 4, Figure 10 presents the number of design configurations and execution
time of Algorithm 1 for each feature. In the following, we elaborate on the FSMv
of 2 features: (i) User Interface and (ii) Withdraw Money. The FSMd/FSMr for
all the features has states between 2 and 10 (both inclusive). Figure 8 is the FSMr
for feature User Interface, which has UI as an event with global predicate
ρ = {¬(uip = Disable)}. There is only one boolean variable, V ar = {uip}, uip
takes values from {Enable,Disable}.
Figure 9 is the FSMd for feature User Interface. This FSMd shares the
event UI with the FSMr and has global predicate ρ = {(type = 2D ∨ type =
Fig. 7. The feature diagram of the BSPL.
Fig. 8. FSMr for feature: UserInterface.
3D)}. There are two variables, V ar = {type, graphics}, type takes values from
{2D, 3D}, while graphics takes values from {Enable,Disable}.
The analysis results for the two case studies are summarized in Figures 11
and 10 which gives the times taken by Algorithm 1. The number of product
variants and the time taken for Algorithm 1 are very small in both case studies.
In the case of ECPL, a bug was found in the feature Door Lock 6. In this case,
after fixing the bug, for the second step we used SPIN which took 11 seconds.
For BSPL, the second step was performed using the QBF approach and CirQit
took just 0.005 seconds.
6 In Desdl, the transition from the middle elliptical state to the round state labeled
with Poff : ShiftOutOfPark is incorrect; Φ(〈Auto, Poff〉) = ∅. Removing this
transition fixes the bug.
Fig. 9. FSMd for feature: UserInterface.
Sr. No. Features Design Variants SPIN Time(Sec)
1 UserInterface 6 0.002
2 CheckingBalance 3 0.003
3 WithdrawMoney 8 0.027
4 DepositMoney 2 0.002
5 PrintingStatement 3 0.002
6 Login 1 0.001
7 ATMLogin 1 0.001
8 ChangeAccountPassword 2 0.003
9 PayBills 2 0.003
10 PrintingBalanceAfterWithdraw 2 0.003
11 CheckingMoneyExchangeRate 2 0.003
12 MoneyExchange 2 0.004
13 InternationalTransfer 2 0.006
14 LocalTransferToOtherBank 1 0.004
15 LanguageSelection 2 0.001
16 MobileTopUp 2 0.002
17 ChangeMaxLimitForWithdrawal 1 0.003
18 LocalTransferToSameBank 3 0.003
19 AddBeneficiary 1 0.002
20 RemoveBeneficiary 1 0.002
21 CreateDemandDraft 2 0.003
22 ChequeClearance 1 0.003
23 FastWithdrawal 1 0.002
24 CreditCardPayment 2 0.002
25 UpdateContactDetails 2 0.004
Fig. 10. Execution time of FSMv-Verifier on Algorithm 1 for BSPL
Features PL & LDCL PCU DL DU AL TSL
Design Variants 8 3 4 7 3 8
SPIN Time (Sec) 0.436 0.031 0.046 0.109 0.015 0.218
Fig. 11. Execution time of FSMv-Verifier on Algorithm 1 for ECPL
In the automotive domain, really very large SPLs are constructed [23]. Before
undertaking the task of modeling such large examples, in order to quickly de-
termine the scalability of our approach, we generated many random SPLs with
5000 to 25,000 features. Each of the corresponding FSMr/FSMd has two vari-
ables (four variants), and 3 to 8 states. Similar to the ECPL and BSPL cases,
SPIN took very little time (less than 0.5 seconds) for each (FSMr, FSMd) pair.
The composite FSMr/FSMd, and hence the QBF formula Ψ has then 10,000 to
50,000 variables. As we can see from Figure 12, the the time taken for the largest
example is 196.69 seconds which is quite efficient. Encouraged by this result, we
plan to take up the large industrial case studies.
Variables in FSMr/FSMd 10000 20000 30000 40000 50000
CirQit 3.1.7 time (Sec) 4.47 25.77 65.67 119.49 196.69
Fig. 12. Execution time of QBF for Scalability
6 Conclusion
This paper motivated the need for extending the classical design verification
problem to evolving SPL in which features and variability information can be
added incrementally. The novel aspects of the proposed work are: (i) it verifies
that the variability at the design level conforms to that at the requirement level,
(ii) it is compositional and (iii) it reduces the conformance checking problem
to QBF sat solving. A prototype tool has been implemented and experimented
with modest sized examples with encouraging results.
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